◆IEEE

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE Xplore
RELEASE 1.8

Welcome
United States Patent and Trademark Office

» Se:

Help   FAQ   Terms   IEEE Peer Review | **Quick Links**

Welcome to IEEE Xplore

○ Home
○ What Can
   I Access?
○ Log-out

Tables of Contents

○ Journals
   & Magazines
○ Conference
   Proceedings
○ Standards

Search

○ By Author
○ Basic
○ Advanced

Member Services

○ Join IEEE
○ Establish IEEE
   Web Account
○ Access the
   IEEE Member
   Digital Library

Your search matched **6** of **1022101** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

| override<and>signal<and>circuit | **Search**

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

1 **A voltage sensorless control method to balance the input current of boost rectifier under unbalanced input voltage condition**
Chattopadhyay, S.; Ramanarayanan, V.;
Power Electronics Specialists Conference, 2002. pesc 02. 2002 IEEE 33rd
Annual , Volume: 4 , 23-27 June 2002
Pages:1941 - 1946

[Abstract]   [PDF Full-Text (553 KB)]   **IEEE CNF**

---

2 **An application specific Java processor with reconfigurabilities**
Kimura, S.; Kida, H.; Takagi, K.; Abematsu, T.; Watanabe, K.;
Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asi:
South Pacific , 25-28 Jan. 2000
Pages:25 - 26

[Abstract]   [PDF Full-Text (260 KB)]   **IEEE CNF**

---

3 **Frequency dispersion in partially depleted SOI MOSFET output resis**
Fung, S.K.H.; Man Kit Wong; Chan, M.; Nguyen, C.T.; Ko, P.K.;
SOI Conference, 1996. Proceedings., 1996 IEEE International , 30 Sept.-3 Oc
1996
Pages:146 - 147

[Abstract]   [PDF Full-Text (172 KB)]   **IEEE CNF**

---

4 **Ground fault monitoring in Alcator C-MOD**
Flanary, D.;
Fusion Engineering, 1993., 15th IEEE/NPSS Symposium on , Volume: 2 , 11-
Oct. 1993
Pages:885 - 888 vol.2

[Abstract]   [PDF Full-Text (372 KB)]   **IEEE CNF**

---

5 **An ASIC engine compiler for digital signal processing**
Payne, J.G.; Kruse, S.M.; Smith, S.G.; Morgan, R.W.;
CompEuro '91. 'Advanced Computer Technology, Reliable Systems and
Applications'. 5th Annual European Computer Conference. Proceedings. , 13-:
May 1991
Pages:792 - 795

[Abstract]   [PDF Full-Text (284 KB)]   **IEEE CNF**

---

6 **An ASIC DSP engine compiler: philosophy and applications**
Payne, J.G.; Kruse, S.M.; Smith, S.G.; Morgan, R.W.;
Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 Internatio
Conference on , 14-17 April 1991
Pages:1225 - 1228 vol.2

[Abstract]   [PDF Full-Text (512 KB)]   **IEEE CNF**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

◆IEEE

IEEE *Xplore*
RELEASE 1.5

Welcome
United States Patent and Trademark Office

» Se:

Help   FAQ   Terms   IEEE Peer Review   **Quick Links**   ⊡

Your search matched **68** of **1022101** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

simulation<and>circuit<and>false   **Search**

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

16 **PN code acquisition with adaptive antenna array and adaptive thre for DS-CDMA wireless communications**
Wang, B.; Kwon, H.M.;
Global Telecommunications Conference, 2000. GLOBECOM '00. IEEE , Volume 1 , 27 Nov.-1 Dec. 2000
Pages:152 - 156 vol.1

[Abstract]   [PDF Full-Text (372 KB)]   **IEEE CNF**

---

17 **High performance analog-to-digital converters (ADCs) for signal processing**
Jha, A.R.;
Microwave and Millimeter Wave Technology, 2000, 2nd International Conferei on. ICMMT 2000 , 14-16 Sept. 2000
Pages:32 - 35

[Abstract]   [PDF Full-Text (200 KB)]   **IEEE CNF**

---

18 **Simulated faults on directional, ground, overcurrent relays with emphasis on the operational impact on mutually coupled, intact lines**
Homeyer, J.W.; Etezadi-Amoli, M., Sr.;
Power Engineering Society Winter Meeting, 2000. IEEE , Volume: 3 , 23-27 Jε 2000
Pages:1911 - 1916 vol.3

[Abstract]   [PDF Full-Text (392 KB)]   **IEEE CNF**

---

19 **Electrical characterization of BGA packages**
Mattei, C.; Agrawal, A.P.;
Electronic Components and Technology Conference, 1997. Proceedings., 47th

21 May 1997
Pages:1087 - 1093

[Abstract]   [PDF Full-Text (808 KB)]   **IEEE CNF**

20 **Hot-carrier induced degradation of critical paths modeled by rule-k analysis**
Kuusinen, S.B.; Chenming Hu;
Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995
May 1995
Pages:69 - 72

[Abstract]   [PDF Full-Text (276 KB)]   **IEEE CNF**

21 **Predicting circuit performance using circuit-level statistical timing analysis**
Brawhear, R.B.; Menezes, N.; Oh, C.; Pillage, L.T.; Mercer, M.R.;
European Design and Test Conference, 1994. EDAC, The European Conferenc
Design Automation. ETC European Test Conference. EUROASIC, The Europeai
Event in ASIC Design, Proceedings. , 28 Feb.-3 March 1994
Pages:332 - 337

[Abstract]   [PDF Full-Text (472 KB)]   **IEEE CNF**

22 **General test framework for straight-line detection by Hough transf**
Hare, A.R.; Sandler, M.B.;
Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium
on , 3-6 May 1993
Pages:239 - 242 vol.1

[Abstract]   [PDF Full-Text (328 KB)]   **IEEE CNF**

23 **Neural networks for digital adder**
Morisue, M.; Sakai, K.; Iizuka, T.;
Circuits and Systems, 1991., IEEE International Sympoisum on , 11-14 June
Pages:1605 - 1608 vol.3

[Abstract]   [PDF Full-Text (208 KB)]   **IEEE CNF**

24 **TATOO: an industrial timing analyzer with false path elimination ar test pattern generation**
Benkoski, J.; Stewart, R.B.;
Design Automation. EDAC. Proceedings of the European Conference on , 25-2
Feb. 1991
Pages:256 - 260

[Abstract]   [PDF Full-Text (324 KB)]   **IEEE CNF**

25 **Hierarchical timing view generation including accurate modeling fc false paths**
Das, P.; Johannes, P.; Claesen, L.; De Man, H.;
Custom Integrated Circuits Conference, 1989., Proceedings of the IEEE 1989
18 May 1989

Pages:13.3/1 - 13.3/4

[Abstract]   [PDF Full-Text (240 KB)]   **IEEE CNF**

---

26 **Importance sampling simulation techniques applied to estimating ·
alarm probabilities**
Lu, D.; Yao, K.;
Circuits and Systems, 1989., IEEE International Symposium on , 8-11 May 1ͷ
Pages:598 - 601 vol.1

[Abstract]   [PDF Full-Text (268 KB)]   **IEEE CNF**

---

27 **False operation of vector surge relays**
Freitas, W.; Wilsun Xu;
Power Delivery, IEEE Transactions on , Volume: 19 , Issue: 1 , Jan. 2004
Pages:436 - 438

[Abstract]   [PDF Full-Text (128 KB)]   **IEEE JNL**

---

28 **Pyramidal motion estimation techniques exploiting intra-level moti
correlation**
Zan, J.; Ahmad, M.O.; Swamy, M.N.S.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transacti(
[see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Vol
50 , Issue: 2 , Feb. 2003
Pages:83 - 93

[Abstract]   [PDF Full-Text (920 KB)]   **IEEE JNL**

---

29 **EMI effects and timing design for increased reliability in digital sys**
Chappel, J.F.; Zaky, S.G.;
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transacti
on [see also Circuits and Systems I: Regular Papers, IEEE Transactions
on] , Volume: 44 , Issue: 2 , Feb. 1997
Pages:130 - 142

[Abstract]   [PDF Full-Text (608 KB)]   **IEEE JNL**

---

30 **Using polynomic embedding for neural network design**
Porter, W.A.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transacti(
[see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Vol
39 , Issue: 6 , June 1992
Pages:369 - 376

[Abstract]   [PDF Full-Text (612 KB)]   **IEEE JNL**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

◆IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.8

Welcome
United States Patent and Trademark Office

Help   FAQ   Terms   IEEE Peer Review | Quick Links   ▪|

» Se:

Welcome to IEEE Xplore

- ◯ Home
- ◯ What Can I Access?
- ◯ Log-out

Tables of Contents

- ◯ Journals & Magazines
- ◯ Conference Proceedings
- ◯ Standards

Search

- ◯ By Author
- ◯ Basic
- ◯ Advanced

Member Services

- ◯ Join IEEE
- ◯ Establish IEEE Web Account
- ◯ Access the IEEE Member Digital Library

Your search matched **7** of **1022101** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

| override<and>simulation<and>circuits | | Search |

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

1 **A heuristic algorithm for ordering the columns in one-dimensional l arrays**
Youn-Sik Hong; Kyu-Ho Park; Myunghwan Kim;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on , Volume: 8 , Issue: 5 , May 1989
Pages:547 - 562

[Abstract]   [PDF Full-Text (1064 KB)]   **IEEE JNL**

---

2 **Impact of solder pad size on solder joint reliability in flip chip PBGA packages**
Mercado, L.L.; Sarihan, V.; Guo, Y.; Mawer, A.;
Advanced Packaging, IEEE Transactions on [see also Components, Packaging Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on] , Volume: 23 , Issue: 3 , Aug. 2000
Pages:415 - 420

[Abstract]   [PDF Full-Text (292 KB)]   **IEEE JNL**

---

3 **Modeling and optimization of thin-film devices with $Si_{1-x}Ge_x$ alloys**
Koschier, L.M.; Wenham, S.R.; Green, M.A.;
Electron Devices, IEEE Transactions on , Volume: 46 , Issue: 10 , Oct. 1999
Pages:2111 - 2115

[Abstract]   [PDF Full-Text (164 KB)]   **IEEE JNL**

---

4 **A continuous and general model for boron diffusion during post-im[annealing including damaged and amorphizing conditions**
Baccus, B.; Vandenbossche, E.;
Semiconductor Manufacturing, IEEE Transactions on , Volume: 9 , Issue: 1 , l

1996
Pages:59 - 66

[Abstract]   [PDF Full-Text (784 KB)]   **IEEE JNL**

---

5 **Dynamic time step control algorithm enhancements**
Bach, J.C.;
Behavioral Modeling and Simulation, 2000. Proceedings. 2000 IEEE/ACM
International Workshop on , 19-20 Oct. 2000
Pages:83 - 88

[Abstract]   [PDF Full-Text (392 KB)]   **IEEE CNF**

---

6 **Impact of solder pad size on solder joint reliability in flip chip PBGA packages**
Mercado, L.; Sarihan, V.; Yifan Guo; Mawer, A.;
Electronic Components and Technology Conference, 1999. 1999 Proceedings.
49th , 1-4 June 1999
Pages:255 - 259

[Abstract]   [PDF Full-Text (308 KB)]   **IEEE CNF**

---

7 **Immediate transmission scheme of s-ALOHA with PCT (power contr during transmission) method**
Ishida, A.; Yamamoto, M.; Okada, H.; Mutsuura, K.; Tezuka, Y.;
Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium
on , 3-6 May 1993
Pages:2228 - 2231 vol.4

[Abstract]   [PDF Full-Text (256 KB)]   **IEEE CNF**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

	Type	Hits	Search Text
1	BRS	3013	simulation and (override or (erroneaous adj fault) or deadlock or (incorrect adj fault))
2	BRS	141	simulation and (override or (erroneaous adj fault) or deadlock or (incorrect adj fault)) and HDL
3	BRS	1	(simulation and (override)).ti.
4	BRS	31	(simulation and fault).ti.
5	BRS	1	(simulation and fault).ti. and override
6	BRS	141	simulation and (override or (erroneaous adj fault) or deadlock or (incorrect adj fault)) and HDL and (not IBM.as.)
7	BRS	117	simulation and (override or (erroneaous adj fault) or deadlock or (incorrect adj fault)) and HDL and (not IBM.as.) and override
8	BRS	6	simulation and (override or (erroneaous adj fault) or deadlock or (incorrect adj fault)) and HDL and (not roesner.in. and williams.in.) and override
9	BRS	117	simulation and (override or (erroneaous adj fault)) and HDL
10	BRS	96	simulation and (override or (erroneaous adj fault)) and HDL and (not roesner.in.) and (not williams.in.)
11	BRS	96	simulation and (override or (erroneaous adj fault)) and HDL and (not roesner.in.) and (not williams.in.)
12	BRS	120	simulation and (override or (erroneaous adj fault) or deadlock) and HDL and (not roesner.in.) and (not williams.in.)
13	BRS	120	simulation and (override or deadlock) and HDL and (not roesner.in.) and (not williams.in.)